# Multicore Avionics Operational Analysis

## Lightning Talk 6: Design Check-In

Team: sddec24-09

Team members: Alex Bashara, Joe Dicklin, Hankel Haldin, Anthony Manschula

Faculty advisors: Dr. Zambreno & Dr. Jones

Client: Boeing

## **Project Overview**

- Multicore avionics systems
  - Meet the increasing compute demand of modern avionics software with concurrent execution of programs
  - Concurrent programs competing for shared resources
    - Introduce interference & negatively affect execution timing behavior
    - Ability to examine and verify the effects of interference is critical for FAA certification
- Hardware: ARM-based SBC and bare-metal hypervisor
  - Hypervisor allows more granular control of resource allocation to programs
  - Run control applications with the system under extreme load
    - Collect and analyze data on worst-case execution time (WCET)





### **Problem Statement**

- Our project addresses a need for a suite of open-source tools to characterize interference modes in multicore avionics systems
  - Identify potential interference channels on a multicore platform
    - "Control tests" as a baseline that target each channel for use in analysis
  - Set of tools to apply stress and contention to the identified subsystems in a controlled manner
  - Set of tools/methods to demonstrate mitigation of interference channels
  - Integrate testing and analysis tools into unified suite

## Artifacts – Journey Map



#### Artifacts - Ideation

ON same in one performance dispublishin	Mail owney partners because meny use	10 stand onemin SRR POR HO	Prof. Tan Ingenotate to a new destaure	Pole a competitio Dav based	Course nor wen. Alfo Dave Banet	Complexion from source independently	Una finite project to complete films for our based	Pedera linitasa Pedera linita
ON Sala Controllor	A Herity Instrument dannes	Excision oput interference	Cut ANN'to despire a new load	B Nand a compatitue Hardware Markam		Use a rate that packages water at the packages alloging does manything from to built agree down we show of tables and expending to built and built to built and built to built the built to built the built the built to built the built to built the built	C Perform linetare Pattorn line	Control where there are a first the first term of the first term o
Use s Single case CPU	Care landform	Cashe Cashing	A Northy Intelesces derives	B Need a compation Hardware Parliann	C Parlos terios nation Sato	Uni que nora dina generator	Smar AG	Wite or an ideal generative (Channelly
Menory basedwith reservation	D Harfarez Migalan extrem	Programation	D Attrinue Miguin netwois	Determine Upper Bound for Worst-Case Execution Time in a Multicore Avionics System	E Toolog lanked development (crighting and composed eleve)	Bash solga la submute di si sing and soling proces	E Tuoling landsrot development (beging and component show)	Una CherGPT to generate anne composer d'assa facto
			F	C Open source head # for where to contraw pagest as per livery	H Trading framework (30 / to ency transporter) of enable			
Use Contributions to see register signars	Multimeter facility	Prote ancar dig pins to with expected power dise	Citate a Napo or Othue	Cristika a regise on Ofilian	Produce for grouped excurrentiation/ broadcorels that	Craste a frontest in Jane	Onura a formada in Python	Crask a function in Asserting
Set have different trace langt a little trag out integrity	F Pysica Teering	Thermatig angue of the sections for constrained	Chaite sur ann nuclan Iodá siraite ann Iminicipios su dhara an Iadag fhair agustinn	C Oper-source heads? for enters to another pages a per being	Charles a region of STM	Classific a frantiski in C	H Tasking Forenet 800 for easy temperature of matrix	Drasta a front end for the Ages Vision Pe
						Course a frances for Norvatile	Build's formand in Monsent Brail:	Rati a former in Figure

## Artifacts – Market/Client Research



#### Artifacts – System Components



#### **Artifacts – Contention Points**



## **Addressing User Needs**

- O Existing User Needs
  - A comprehensive, open-source tool suite to accurately measures the WCET (Worst Case Execution Time) for a given hardware platform
  - Hardware platform must use an ARM based ISA (Instruction Set Architecture)
  - The output of the tool must be presentable to both technical and non-technical audiences
- Areas in which our design could improve:
  - Extend the test suite to cover interference channels other than cache, memory, and I/O interference.
  - The current implementation is a text-based command line tool
    - We could scaffold a basic GUI interface for non-technical users

#### **Economic – Pros and Cons**



## **Technical Complexity**

- Our project approach leverages and aggregates several core computer engineering and embedded systems concepts, including
  - Memory hierarchy
  - Caching
  - Performance isolation
  - FPGAs
  - Hypervisors
  - Program analysis and performance profiling
- Our project requires us to research and thoroughly understand the layout and behavior of the systems we are working on to ensure our testing is thorough. We must:
  - Understand technical documents for the IPs that we are working with, such as the Rockchip SoC datasheets and ARM architecture documentation

#### For the Audience

- O Conclusion
  - As a whole, the team believes that we have a solution that sufficiently addresses the needs of our client and offers features that existing solutions do not.
  - Furthermore, our project leverages and improves the technical skills of our team members.
- O Questions?

