Multicore Avionics Operational Analysis

Lightning Talk 6: Design Check-In

Team: sddec24-09

Team members: Alex Bashara, Joe Dicklin, Hankel Haldin, Anthony Manschula

Faculty advisors: Dr. Zambreno & Dr. Jones

Client: Boeing

Project Overview

- Multicore avionics systems
  - Meet the increasing compute demand of modern avionics software with concurrent execution of programs
  - Concurrent programs competing for shared resources
    - Introduce interference & negatively affect execution timing behavior
    - Ability to examine and verify the effects of interference is critical for FAA certification
- Hardware: ARM-based SBC and bare-metal hypervisor
  - Hypervisor allows more granular control of resource allocation to programs
  - Run control applications with the system under extreme load
    - Collect and analyze data on worst-case execution time (WCET)



Problem Statement

- Our project addresses a need for a suite of open-source tools to characterize interference modes in multicore avionics systems
  - Identify potential interference channels on a multicore platform
    - "Control tests" as a baseline that target each channel for use in analysis
  - Set of tools to apply stress and contention to the identified subsystems in a controlled manner
  - Set of tools/methods to demonstrate mitigation of interference channels
  - Integrate testing and analysis tools into unified suite

Artifacts – Journey Map



Artifacts - Ideation

Artifacts – Market/Client Research



Artifacts – System Components



Artifacts – Contention Points



Addressing User Needs

- Existing User Needs
  - A comprehensive, open-source tool suite to accurately measures the WCET (Worst Case Execution Time) for a given hardware platform
  - Hardware platform must use an ARM based ISA (Instruction Set Architecture)
  - The output of the tool must be presentable to both technical and non-technical audiences
- Areas in which our design could improve:
  - Extend the test suite to cover interference channels other than cache, memory, and I/O interference.
  - The current implementation is a text-based command line tool
    - We could scaffold a basic GUI interface for non-technical users

Economic – Pros and Cons

	Multicore Operation Analysis Tool (MOAT)	RapiDaemon	Multicore Test Harness	OTAWA (Open Tool for Adaptive WCET Analysis)
Pros	• Open source, built with modern hardware in mind	• Designed by a team of professional engineers, specifically for compliance testing Joseph Dicklin	• Open Source, has good instructions	• Open Source, supports several ISAs (e.g, ARM, RISC-V, etc)
Cons	• Possibly less polished than something like RapiDaemon due to time restrictions Joseph Dicklin	• Closed source, expensive Joseph Dicklin	• Very old, not built for Xen, stopped development 4 years ago	• No recent builds, not well-known

Technical Complexity

- Our project approach leverages and aggregates several core computer engineering and embedded systems concepts, including
  - Memory hierarchy
  - Caching
  - Performance isolation
  - FPGAs
  - Hypervisors
  - Program analysis and performance profiling
- Our project requires us to research and thoroughly understand the layout and behavior of the systems we are working on to ensure our testing is thorough. We must:
  - Understand technical documents for the IPs that we are working with, such as the Rockchip SoC datasheets and ARM architecture documentation

For the Audience

- Conclusion
  - As a whole, the team believes that we have a solution that sufficiently addresses the needs of our client and offers features that existing solutions do not.
  - Furthermore, our project leverages and improves the technical skills of our team members.
- Questions?